

**Notice of References Cited**

Application/Control No.

09/726,188

Applicant(s)/Patent Under  
Reexamination  
PARVIAINEN, JARI A.

Examiner

Chat C. Do

Art Unit

2124

Page 1 of 1

**U.S. PATENT DOCUMENTS**

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	A	US-6,601,077	07-2003	Aldrich et al.	708/201
	B	US-5,390,135	02-1995	Lee et al.	708/518
	C	US-5,898,602	04-1999	Rothman et al.	708/230
	D	US-6,369,610	04-2002	Cheung et al.	708/505
	E	US-6,574,651	06-2003	Cui et al.	708/523
	F	US-5,805,477	09-1998	Perner, Frederick A.	708/232
	G	US-6,628,140	09-2003	Langhammer et al.	326/40
	H	US-5,570,039	10-1996	Oswald et al.	326/39
	I	US-5,301,137	04-1994	Matsuo et al.	708/501
	J	US-6,480,872	11-2002	Choquette, Jack H.	708/501
	K	US-			
	L	US-			
	M	US-			

**FOREIGN PATENT DOCUMENTS**

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	O					
	P					
	Q					
	R					
	S					
	T					

**NON-PATENT DOCUMENTS**

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	Simon et al., A Reconfigurable Multiplier Array for Video Image Processing Tasks Suitable for Embedding in an FPGA Structure, 04/1998, IEEE, pages 226-234.
	V	Sangjin et al., Reconfigurable Embedded MAC Core Design for Low-power Coarse-grain FPGA, 04/2003, IEEE, Vol. 39 No. 7, pages 606-608.
	W	
	X	

\*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)  
Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.